ASPLOS'20 - Session 13A - HMC: Model Checking for Hardware Memory Models

ASPLOS'20 - Session 13A - HMC: Model Checking for Hardware Memory ModelsПодробнее

ASPLOS'20 - Session 13A - HMC: Model Checking for Hardware Memory Models

How to Extract SRAM ModelsПодробнее

How to Extract SRAM Models

Model Checking for Weakly Consistent LibrariesПодробнее

Model Checking for Weakly Consistent Libraries

ASPLOS'20 - Session 4A - 0sim: Preparing System Software for a World with Terabyte-scale MemoriesПодробнее

ASPLOS'20 - Session 4A - 0sim: Preparing System Software for a World with Terabyte-scale Memories

ASPLOS'20 - Session 6B - Classifying Memory Access Patterns for PrefetchingПодробнее

ASPLOS'20 - Session 6B - Classifying Memory Access Patterns for Prefetching

ASPLOS'20 - Session 13A - Cross-Failure Bug Detection in Persistent Memory ProgramsПодробнее

ASPLOS'20 - Session 13A - Cross-Failure Bug Detection in Persistent Memory Programs

[OOPSLA] Model Checking for a Multi-Execution Memory ModelПодробнее

[OOPSLA] Model Checking for a Multi-Execution Memory Model

ASPLOS'20 - Session 9B - AvA: Accelerated Virtualization of AcceleratorsПодробнее

ASPLOS'20 - Session 9B - AvA: Accelerated Virtualization of Accelerators

ASPLOS'20 - Session 11A - MERR: Improving Security of Persistent Memory Objects via Efficient MemoryПодробнее

ASPLOS'20 - Session 11A - MERR: Improving Security of Persistent Memory Objects via Efficient Memory

ASPLOS'22 - Session 4B - Clio: A Hardware-Software Co-Designed Disaggregated Memory SystemПодробнее

ASPLOS'22 - Session 4B - Clio: A Hardware-Software Co-Designed Disaggregated Memory System

ASPLOS'20 - Session 4B - Durable Transactional Memory Can Scale with TimestoneПодробнее

ASPLOS'20 - Session 4B - Durable Transactional Memory Can Scale with Timestone

ASPLOS'20 - Session 3B - FlexAmata: A Universal and Efficient Adaption of Applications to SpatialПодробнее

ASPLOS'20 - Session 3B - FlexAmata: A Universal and Efficient Adaption of Applications to Spatial

ASPLOS'20 - Session 9A - MOD: Minimally Ordered Durable Datastructures for Persistent MemoryПодробнее

ASPLOS'20 - Session 9A - MOD: Minimally Ordered Durable Datastructures for Persistent Memory

[PLARCH23] Design for Hardware Memory Model VerificationПодробнее

[PLARCH23] Design for Hardware Memory Model Verification

MIPSfpga - Module 13: CachesПодробнее

MIPSfpga - Module 13: Caches

Loading the core memory diagnostic test from paper tape on Univac 1219B military mainframeПодробнее

Loading the core memory diagnostic test from paper tape on Univac 1219B military mainframe

Making Weak Memory Models FairПодробнее

Making Weak Memory Models Fair