Collaboration with Robert Feranec and new open source SystemVerilog toolbox

Collaboration with Robert Feranec and new open source SystemVerilog toolbox

The Promise of Open Source Semiconductor Design ToolsПодробнее

The Promise of Open Source Semiconductor Design Tools

How to simulate PCIE / IEEE path on PCB + Everything you need to know | Explained by Bert SimonovichПодробнее

How to simulate PCIE / IEEE path on PCB + Everything you need to know | Explained by Bert Simonovich

How To Simulate PCB in Open Source SoftwareПодробнее

How To Simulate PCB in Open Source Software

Tech Talk with Antmicro: Building an open source SystemVerilog ecosystemПодробнее

Tech Talk with Antmicro: Building an open source SystemVerilog ecosystem

Day in My Life as a Quantum Computing Engineer!Подробнее

Day in My Life as a Quantum Computing Engineer!

FPGA design flow #digitaldesign #technology #systemverilog #codingПодробнее

FPGA design flow #digitaldesign #technology #systemverilog #coding

01 icebreaker FPGA example (always_comb)Подробнее

01 icebreaker FPGA example (always_comb)

How much does a CHIPSET ENGINEER make?Подробнее

How much does a CHIPSET ENGINEER make?